

US009679890B2

(12) United States Patent

Sarkar et al.

(10) Patent No.: US 9,679,890 B2

(45) **Date of Patent: Jun. 13, 2017**

(54) JUNCTION-LESS INSULATED GATE CURRENT LIMITER DEVICE

(71) Applicant: Fairchild Semiconductor Corporation,

San Jose, CA (US)

(72) Inventors: Tirthajyoti Sarkar, Pune (IN); Adrian

Mikolajczak, Los Altos, CA (US); Ihsiu Ho, Salt Lake City, UT (US); Ashok Challa, San Jose, CA (US)

(73) Assignee: Fairchild Semiconductor Corporation,

San Jose, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 134 days.

(21) Appl. No.: 14/454,435

(22) Filed: Aug. 7, 2014

(65) Prior Publication Data

US 2015/0043114 A1 Feb. 12, 2015

Related U.S. Application Data

- (60) Provisional application No. 61/864,271, filed on Aug. 9, 2013, provisional application No. 61/949,053, filed on Mar. 6, 2014.
- (51) Int. Cl. H02H 9/00 (2006.01) H01L 27/02 (2006.01) (Continued)
- (52) **U.S. Cl.** CPC *H01L 27/027* (2013.01); *H01L 27/0266* (2013.01); *H01L 27/0288* (2013.01);

(Continued)

(56) References Cited

U.S. PATENT DOCUMENTS

4,611,220 A 4,746,960 A 9/1986 MacIver 5/1988 Valeri et al. (Continued)

FOREIGN PATENT DOCUMENTS

EP	2562896 A2	2/2013
WO	98/59420 A1	12/1998
WO	02/01644 A2	1/2002

OTHER PUBLICATIONS

Stiles, Jim, "The Depletion NMOS Transistor—The Depletion MOSFET", The University of Kansas, Nov. 14, 2004, 3 pages.

(Continued)

Primary Examiner — Stephen W Jackson (74) Attorney, Agent, or Firm — Brake Hughes Bellermann LLP

(57) ABSTRACT

In one general aspect, an apparatus can include a semiconductor substrate, and a trench defined within the semiconductor substrate and having a depth aligned along a vertical axis, a length aligned along a longitudinal axis, and a width aligned along a horizontal axis. The apparatus includes a dielectric disposed within the trench, and an electrode disposed within the dielectric and insulated from the semiconductor substrate by the dielectric. The semiconductor substrate can have a portion aligned vertically and adjacent the trench, and the portion of the semiconductor substrate can have a conductivity type that is continuous along an entirety of the depth of the trench. The apparatus is biased to a normally-on state.

20 Claims, 16 Drawing Sheets

